FPGA controls W5500 to complete UDP loopback test
FPGA controls W5500 to complete UDP loopback test
9
Components
Hardware components
WIZnet - W5500
x 1
Project description
FPGA controls W5500 to complete UDP loopback test 1 Preface 2 Preparations 3 W5500 register description 4 W5500 loopback test 4.1 W5500 initialization 4.1.1 General Register Initialization 4.1.2 socket register initialization 4.2 W5500 data reception 4.3 W5500 data transmission 4.4 Data Loopback 5 summary 1 Preface This article is aimed at people who already have a certain understanding of W5500 and have read the data manual. Because the blogger has only completed the UDP loopback test so far, only the UDP part may be introduced later. 2 Preparations 1.FPGA core board or development board…
Keep reading with a free account
Guests can read 15 projects per visit. Log in or create a free account to read the full description, open the documents and join the comments.
