FPGA Firewall Project Verilog/SystemVerilog FPGA firewall on DE1-SoC + W5500 MACRAW. Parses IPv4/TCP/UDP, applies 4-rule engine, inline two-W5500 forwarding verified with SHA-256 fil