Skip to content

The Design about Interface of Ethernet Based on FPGA and W5500

The Design about Interface of Ethernet Based on FPGA and W5500

mark

Published January 26, 2024

Original author: Sun Jian;Yang Tianbo;Zhang Ruiyu;Wang Min;Liu Hong · ChinaOriginal source (new tab)

The Design about Interface of Ethernet Based on FPGA and W5500

Project description

Abstract: Expounding the application of NIOS Ⅱ and W5500 on the interface of Ethernet,and how to design the structure of hardware and the software of NOIS Ⅱ . NIOS Ⅱ core: >There are two ways to develop Ethernet interfaces in FPGA. One is to directly write interface programs through FPGA logic gates or verilog and other languages. However, the process is extremely cumbersome and error-prone, resulting in unstable network transmission and no possibility for further development and expansion in the future. benefit. The second way is through the NIOS Ⅱ soft core method. NIOS Ⅱ is a soft core…

Keep reading with a free account

Guests can read 15 projects per visit. Log in or create a free account to read the full description, open the documents and join the comments.

Similar projects you might like