How to Build an FPGA-Centric Slow Control Interlock with W5500 on GateMate M1A1?
This project implements a slow-control and interlock pipeline on a Cologne Chip GateMate M1A1 FPGA, using WIZnet W5500 devices as the Ethernet
0
Components
Hardware components
WIZnet - W5500
x 1
Project description
Summary This project implements a slow-control and interlock pipeline on a Cologne Chip GateMate M1A1 FPGA, using WIZnet W5500 devices as the Ethernet front end for UDP metric ingress and telemetry egress. The W5500’s hardwired networking model lets the FPGA stay focused on packet adaptation, threshold evaluation, and interlock generation instead of carrying a full software network stack inside the control path. Source: https://github.com/HTI-OVGU/FPGA-centric-SCIS What the Project Does FPGA-centric-SCIS is a supervisory monitoring unit that accepts metric packets, evaluates them in FPGA…
Keep reading with a free account
Guests can read 15 projects per visit. Log in or create a free account to read the full description, open the documents and join the comments.
