Skip to content

FPGA Based Multichannel Bit Error Rate Tester for Spacecraft Data Acquisition System

for this project they have used WIZnet 5300 (Ethernet Controller) and it is used for communication between FPGA and PC with an application

WIZnet

Published February 09, 2023

Original author: Manoj Kumar AOriginal source (new tab)

FPGA Based Multichannel Bit Error Rate Tester for Spacecraft Data Acquisition System

Components

Hardware components

Project description

Its a research paper , in this paper for this project they have used WIZnet 5300 (Ethernet Controller) and it is used for communication between FPGA and PC with an application. Bit Error Rate (BER) is a principle measure of data transmission link performance. BER tester (BERT) consists of a Pattern Generator and an Analyzer that can be set to the same pattern. The payload data transmitted from the spacecraft consists of one, two or three channels per carrier based on the modulation scheme. The traditional equipments can do BER analysis for only one channel at a time. In order to support…

Keep reading with a free account

Guests can read 15 projects per visit. Log in or create a free account to read the full description, open the documents and join the comments.