FPGA Based Phasor Measurement Unit
The aim of this project is to provide an FPGA implementation of the Phasor Estimation algorithm in this paper: https://ieeexplore.ieee.org/d
2
Components
Hardware components
Avnet - Artix??-7 35T "Arty" FPGA Evaluation Kit
x 1
Project description
Original Link - https://github.com/harvie256/phasor_fpga This algorithm should be very suitable for FPGA implementation, due to it consisting of mostly MAC instructions followed by a single arctan. The design currently has a Q-SPI flash memory to store the coefficient library for the LES algorithm, with the rest of the main algorithm to be implemented in the Xilinx S6 FPGA. The STM32 is to act as a communications controller, and provide supervision for the system. The STM32 also has an external SPI flash memory which will hold the ROM image for the FPGA, and double as an in-system software…
Keep reading with a free account
Guests can read 15 projects per visit. Log in or create a free account to read the full description, open the documents and join the comments.