Spi full duplex problem
Ethernet Chips
No replies yet. Be the first to reply.
Join the discussion.
Ethernet Chips
No replies yet. Be the first to reply.
Join the discussion.
Share projects and connect with makers.
Joined before the site update? first.
New to WIZnet Makers?
We sent a verification link to your address. Open it to activate your account, then log in.
Accounts from this email provider are reviewed by an administrator after verification. Approval usually takes one business day.
Already have an account?
Enter your email address. If it belongs to an account, we'll send a link to set a new password. Members who joined before the site update use this to set their password.
If an account uses that address, we sent a link to set a new password. The link works once and expires in 30 minutes.
Know your password?
Need an account?
RE: Spi full duplex problem
by Eugeny ·
Datasheet says 33.3 MHz.
Refer to the chapter 2.3 of the datasheet, it comprehensively shows what is going on the SPI bus. When master sends first 3 bytes for the command, W5500 responds with bytes 1, 2, and 3 - therefore it is full duplex, but “data” transferred during this phase is always the same and used for diagnostic purposes to identify if W5500 confirms reception of the command bytes.
Suggests you sample at the wrong time.