


NOTES:

1. J2, the RJ45 jack has blocking capacitors in the RX lines because it was suggested in the W5500 example schematic. Same for the damping resistors.
2. D2 on Ethernet inputs is for ESD and lightning protection.
3. TPS2375 PG pin doesn't go high until there's at least 4V between VDD and RTN. That prevents the regulator from starting too soon.
4. New testpoints are being used that are through-hole. This allows the population of hooks when testing and debugging.
5. EEPROM I2C Address is 0xA0 for Write and 0xA1 for Read.
FRAM I2C Address is 0xAC for Write and 0xAD for Read on Page 0,
0xAE for Write and 0xAF for Read on Page 1.



Drawn: David Kearney		Date: 3/4/21	TITLE: Schematic, DA-43 Access Point w/PoE	
Approved:		Date:	Size: Document Number: 504-P10003	REV: A
Other:		Date:	Sheet:	